This paper describes the progress and current status of a joint collaboration between Argonne National Laboratory (ANL) and the Los Alamos National Laboratory (LANL) Manuel Lujan Neutron Science Center (MLNSC) to develop and implement a Time-of-flight ("OF) Position-SensitiveDetector (PSD) VXI-based C-size neutron-event datacollection module.
I. INTRODUCTION
The Los Alamos Manuel Lujan Center and Argonne National Laboratory both have facilities for neutron generation, detection and related data acquisition systems. Given this common interest, a joint corroboration was formed to develop neutron time-of-flight ("OF) and positionsensitive-detector (PSD) VXI modules for use with neutron instruments. Argonne had developed a VXI module using Field-Programmable-Gate-Arrays (FPGAs) that met ANL's but not L A W S specific needs. Thus, the joint effort has been to use the ANL hardware and reprogram the FPGAs to meet LANL's requirements. These requirements are described in this paper as well as a description of the module, the SIMs, and @e overall performance to date.
II. MODULE D E S C~O N
A simplified block diagram of a TOFPSD module is shown below. The board contains sockets for up to eight daughter-card Single-Inline-Modules (SIMs), a total of 16 channel-FPGAs designated as even and odd channels, evenand odd-frame FIFO buffers each 32 bits wide by 2k deep, a Readout-Control @DC) P G A , a VXI-interface FPGA, and miscellaneous interface and control circuitry. Each systemwide T-zero pulse toggles data operations such that one FIFO, either the even or the odd, is loaded during the frame while the other is being read by the host CPU. Figure 1 Simplified block diagram of the TOFPSD module.
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The VXI-interface XC5206 FPGA loads at power-up from an on-board PROM. Once programmed, the interface handles bus operations for A16D16 and A16D32 registerbased modes. Registers within the VXI-interface address space also are used to upload to the RDC and channel FPGAs, select channels, write to the 32 12-bit DAC channels, and control bus interface functions such as enabling the input 'TTL trigger lines. Normal VXI read and write operations are A16D16 but when reading the FIFOs containing event data, the reads are performed in A16D32. After power up, the host CPU loads the RDC and channel FPGAs according to the desired mode-TOF or PSD.
The RDC FPGA generally controls all operations with the frame FIFOs such as reset operations, writing and reading them. The channel FPGAs, numbered 0 through 15, are programmed with all the even channels the same, all the odd the same, or both even and odd the same.
A. TOFMode
In TOF mode, the even and odd channel FPGAs are each programmed with identical code and each channel operates independent of the others. In this mode, an event on a SIM triggers its respective channel FPGA. The channel FPGA generates a time stamp, reads the value from the SIM's onboard ADC, compares the digital value to a digital threshold value, and if less than this limit, sets a data-available flag for the RDC FPGA indicating valid data is available to be moved to the frame FIFO.
The RDC FPGA uses a priority decoding scheme to read the channel FPGAs with channel zero being the highest priority. Upon receipt of a data-available signal, the RDC selects the appropriate channel FPGA, then clocks out two words from it into the frame FIFO. If other channels have asserted their data-available lines, then the RDC sequentially selects them based on priority level and clocks out their data to the frame FIFO. This process continues until all the channels have their data moved to the FIFO.
ADC-8 (8 bits)

B. PSDMode
In PSD mode, the even and odd channel FPGAs are loaded with different configurations. All the even channels are programmed identically with one set of instructions and all the odd channels are programmed identically in another way. In this mode, each SIM operates with one evedodd channel FPGA pair to handle events and alert the RDC that data is available.
When an FFGA pair has data available it operates in the same fashion as the TOF mode. The RDC reads the data available lines and moves data to the selected frame FIFO. In this mode of operation, there are only eight channels to readinstead of the 16 for TOF mode. circuit, an 8-bit ADC, and ADC reference, threshold and control signal lines. The top portion of the SIM is referred to as the A channel and the bottom is called the B channel.
When configured for TOF mode, the sum circuit is ignored and each channel acts independently in time and amplitude. If an input pulse exceeds its respective channel lower-level threshold value, it peak detects and holds the input pulse and sends an event signal to the channel FPGA.
When configured for PSD mode, the sum circuit is used to decide which events should be digitized and recorded. The SUM threshold must be exceeded in order for either channel to be peak detected and digitized.
The reference voltage on each ADC can be set and controlled by separate 12-bit DACs. Because of this, the effective gain of each SIM channel can be controlled and adjusted to compensate for gain errors in other parts of the system such as in the neutron detector tubes or the preamplifiers. In PSD mode, this ability to individually adjust the gains of each channel is particularly useful in calibrating the system.
Iv. DATASTRUCTLTRE
The data structure for each PSD-type event consists of two 32-bit words as shown below. 
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The first word contains the value of the A-channel ADC, eight undefined bits, and 16-bits used for channel identification. The second word has the eight bits of the BChannel ADC and 24-bits of time stamp. For a TOF-type event, the digitized ADC value is placed in both words labeled ADC-A and B. With the 10-MHz backplane clock, timing resolution is S O ns.
Position is calculated using the common algorithm, difference-over-sum as shown below.
The difference-over-sum technique is one of several selfnormalizing techniques used to measure position [ll, [2] , [31.
Although other techniques are algorithmically simpler, this function can be easily performed by the host CPU in non-real time.
The two channels on each SIM are identical and each consists of a high-speed differential receiver, a peak-detect
V. PERFORMANCE & RESULTS
The modules have been successfully programmed to operate in both TOF and PSD modes and in each case use the &bit, two word format. In PSD mode, the position resolution has been calculated to be less than about 0.9 inches on 36 inch tubes. A typical position histogram is shown below. The above figure shows a histogram of events using two neutron-transparent slits one-inch wide, spaced 14 inches apart. The data were taken at a 20-Hz repetition rate using 36 inch tubes.
VI. CONCLUSIONS
The ANULANL VXI-based TOFPSD module has been shown to be sufficiently flexible to be configured and programmed for either TOF or PSD mode. It has successfully taken data in both modes including writing data to the frame FIFOs containing channel ID numbers, both ADC values, and %bit time stamps.
The SIMs have successfully been tested and proven their ability to be configured via on-board jumpers to be either TOF or PSD mode compatible.
Plans for the TOFPSD module include upgrading the frame FIFOs to units 4k deep instead of 2k deep and including two-deep FIFOs in each channel FPGA so as to prevent lost or , overwritten data in the channels while they are waiting to be read by the RDC.
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